This paper proposes a new methodology to accurately predict the impact of inductance on on-chip wire delay using response surface functions (RSF). The proposed methodology consists of two stages which involves first calculating the delay difference between RC and RLC wire models for a set of parameter variations, then building RSFs using electrical parameters such as wire resistance, capacitance, etc., and physical parameters such as wire width, pitch, etc. as variables. The proposed methodology can help 1) to define design rules for avoiding inductance effects, 2) to point out wires that require RLC delay calculation, and 3) to estimate and correct the delay when using an RC model. An example design rule for limiting self inductance and accurate estimation of the delay difference for a 100 nm technology node is also presented.
I. INTRODUCTION
Low-resistance metalization and the progressive increase of the clock frequency are forcing designers t o consider on-chip inductance effects a t every stage of the design [1] [2]. Inductance effects, which both circuit and process designers previously ignored as an off-chip issue, are becoming non-negligible in recent LSI design environments. Understanding inductance impact on signal propagation is especially crucial for systems on a chip (SoC) where design and verification processes are highly automated. Stringent and feasible rules t o manage inductance have to be integrated into electronic design automation (EDA) tools.
RC models, which consist of a network of resistors and capacitors [3], are commonly used in current SoC timing analysis. With technological advances, the accuracy requirement is becoming more severe. The necessity of including inductance in the wire model (RLC model) must be quantitatively studied since the border of transition from RC t o RLC models is not yet clear for general signal wires. A major obstacle for including inductance in delay calculation is the difficulties in extraction -determining current return path which has a significant influence on inductance. The partial equivalent element circuit (PEEC) model eliminates pre-determination of the current path [4] , but in turn, the extracted netlist tends to become very large because inductance is not shielded by neighboring conductors.
To determine the wires that require calculation using RLC models, inductance screening functions are proposed in [2][5]. These functions are useful when the exact parasitics are available since they use electrical parameters such as R, L, or C as variables. However in floor-planning or routing, it would be more convenient if the physical dimensions, such as wire width or spacing, were the parameters for predicting the delay difference. Also, the existing functions provide screening with a fixed threshold, for example a t 20 % delay difference, which may be too stringent or insufficient depending on the design stages of interest. The authors in [6] propose to calculate the range of inductance by physical dimensions using assumptions for the current return path. They presume lower and upper limit inductance occur when the wire lies next t o or in the middle of the ground grid, respectively. Then the inductance impact is evaluated using 2nd and 3rd moments. This approach is efficient for use early in the design phase but instead, it does not give an exact timing difference of introducing inductance into delay calculation, especially when placing the wire in between the extreme positions.
Concentrating on the delay difference for a particular process and design, we propose a methodology that quantitatively compares RC and RLC delay to understand inductance impact on delay calculation and to create accurate response surface functions (RSF) 171, that enable screening at any RC-RLC delay difference threshold. By using electrical or physical parameters as the variables for RSF, vast applications are possible: (1) to define guidelines or design spaces where designers do not need t o be concerned about inductance, (2) to establish optimal screening equations or their constants, and (3) t o estimate the difference and correct the delay when using RC delay model instead of RLC delay when necessary. Fig. 1 shows overall flow to quantitatively compare RC and RLC delay and to generate screening functions. The flow consists of two steps:
OVERALL FLOW OF THE METHODOLOGY
1. A quantitative delay difference comparison by including self inductance to the wire model.
2. RSF generation to predict delay difference using electrical and physical parameters for accurate timing verification and for inductance impact estimation early in the design phase, respectively.
A. Quantitative comparison of R C and R L C delays
The wire structure consists of a wire profile defined by the process technology such as metal and dielectric layer thickness, etc. and wire dimensions controllable by designers such as width, pitch, or the length. We assume the use of a regular mesh of the power supply and ground grid that serves as the current return path. The structure window is sufficiently wide so that the low-frequency inductance does not fluctuate significantly with ground wires located at the window edge.
In Fig. 1 the proposed flow uses two input files that describe the same wiring structure -one to extract capacitance and the other for resistance and inductance. The extraction of resistance and inductance is executed at the frequency of interest since they are frequency dependent.
A low frequency [8] or significant frequency f , [9] is an example of a representative frequency. Here, f, is defined
where t, is signal transition time [9] [10]. The wire inductance and resistance strongly depend on the relative position of the surrounding conductors as well as its dimensions. Thus three-dimensional (3-D) extraction [I 11 [12] is required. The capacitance extraction can be done by using either 2-D or 3-D tools [11][13] . In many cases where the inductance is a concern, 2-D extraction is sufficient because the wire length is much larger than the cross section. Conductance of the dielectric material is ignored for less than 10 GHz. Using extracted electrical parameters, a ladder circuit is compiled as RLC and RC model:;. The RLC model is constructed as 7r-segments using series resistance and inductance and shunt capacitance. Th.e segment length 1, can be determined as follows [lo]: 1.) when RIwL < 1, i.e. when inductive impedance is dominant, 1, has to be much smaller than the wave length at f,; or 2) when R I w L > 1, i.e. when resistance is dominant, the model needs to be divided into 3 to 5 segments. The RC model, on the other hand, can be generated using low frequency resistance. Removing inductance from the corresponding RLC model to generate the RC model is not necessarily a shortcut when the resistance at the frequency of interest may be different from the one at DC.
To make a fair delay comparison, we have configured the RC and RLC models with the same number of segments. Here in this analysis, the driver and receiver is determined by considering the wire load as a simple :RC structure, which is commonly done in the current design [3] . The same set of drivers and receivers is used for both models since the objective is t o judge whether RCbased delay changes or not by introducing inductance.
The driver is modeled as an equivalent resistance R d and voltage source with a ramp-input, and the receiver as a gate capacitance C, . The wire delays of both models are compared through circuit simulations.
B. Electrical and Physical Parameter based R S F
After delay differences between RC and RLC models for the set of parameter variation are calculated, the screening formulas are constructed using response surface methods (RSM). We first select the electrical parameters, such as parasitic inductance or capacitance, etc. as predictor variables, by investigating the results or referencing already proposed screening rules. Then using them as predictor variables, an e-RSF (electrical parameter RSF) to predict latent errors introduced by ignoring inductance is calculated. e-RSF can be used in post-layout verification to point out or to correct the possible delay calculation error.
We then build another RSFs based on physical parameters (p-RSF) for use in the earlier design phases when calculating electrical parameters are too expensive, or when exact values are not available. Signal wire width, ground pitch, etc. are examples of physical parameters. p-RSF may not be as accurate as e-RSF, but it can be used to quickly and interactively calculate the inductance impact in floorplaning, or routing design phase.
EXAMPLE ANALYSIS FOR 100 NM NODE WIRES
Based on the projections in International Technology Roadmap for Semiconductors (ITRS) [14] , wire dimeiisions for high-performance SoC are defined as shown in TableI. We apply our proposed methodology at this LOO nm technology node to evaluate inductance effect. A. Wiring structure Fig. 2 shows the wire profile used in this analysis. Three global signal wires run in parallel on the top level metal layer with width W, and pitch P,. Below the signals lie power and ground grids running in parallel to the signal with regular pitch P,. We define parameter variations as shown in Tables I1 and 111 . The different parameter ranges used in each case are determined by the relative direction between signal wire and cell row. Table I1 covers the case when power and ground grids are sparsely distributed around the signal wire thus the cell rows placed in parallel with the signal wires contribute to a major current return path. Table I11 covers the case when power supply of the cell row runs perpendicular t o the signal wires in which case the power and ground lines in the grid contribute t o a dominant current return path. We call parameter combinations in Table I1 and I11 as "CRC" (current return using cell power supply and ground) and "CRG" (current return using grids), respectively. The combination of these parameters represents a wide range of wire configurations found in the actual design. Here the values for P,, W,, P,, W, are multiples of their respective minimum dimensions. Wire-alignment offset Doff is 0 when the center signal conductor is right above a ground conductor, and 112 when signal is in the middle of two neighboring ground conductors. The maximum wire length is limited t o 2 mm with the assumption of automatic buffer 
B. Parameter extraction and model generation
Clock frequency of 0.98 GHz and its typical signal slew t,=102 ps are determined through simulation results of a fanout-of-four ring oscillator using predicted transistor models for 100 nm technology node [15] . The significant frequency f, becomes 3.5 GHz from Eq. (1). Self and mutual inductance of the signals are extracted using a 3-D tool assuming the current through the signal returns using ground wires. The silicon substrate is modeled during capacitance extraction but ignored for resistance and inductance [2] . Then the RC and RLC wire models are constructed by cascading 100 pm length segments. Mutual capacitances between signal lines are included in both models but self and mutual inductances are used in the RLC models only. The minimum impedance ratios Ro/(2rfsLo) are about 0.9 and 0.3 for cases CRC and CRG, respectively.
C. Circuit simulation to compare delays
Considering signal wire as an RC load, two types of driver are generated as resistance using the following policies:
Policy 1: Assume that the wire has been already divided sufficiently by repeater drivers. Driver resistance is determined to make driver delay and wire delay equal for minimizing total delay. Qualititatively, this policy uses smaller driver for larger RC loads. Policy 2: Driver resistance of the driver is calculated so that the transition a t the receiver becomes t,. The driver size becomes roughly proportional to the RC load. Qualititatively, this policy uses larger drivers for larger RC loads.
As we vary wire width and pitch in a wide range of CRC and CRG cases, a full combination of the parameter variations includes unrealistic cases. For example, in driver design policy 1, wide, large pitched short wires that should have been used for longer distance connection are generated. Also for design policy 2, narrow, small pitched long wires which should have been divided by repeater drivers are included. In these cases, the automatic determination of the driver resulted in extremely small or minus resistance. We eliminated cases with unrealistically small driver resistance of less than R0/256. Here, Ro is the resistance of the minimum strength inverter in the technology. For all except those invalid cases, circuit simulation calculates the delay using the same driver and receiver for both RC and RLC models. Fig. 3 illustrates the simplified schematic diagram for the RLC model. Three parallel signal lines use the same driver and receiver. The center driver sends a pulse with 1.2 V swing while the drivers for two neighboring signals are fixed to 0 V.
IV. QUANTITATIVE EVALUATION OF THE INDUCTANCE
A . Delay and waveform comparison Parameter combinations in CRG are better in both delay difference At and percent delay difference err. This is not just because the variation is narrower, but CRG has a larger current loop than CRC. Here, we define e r r as
The cases with large RC delay tend t o have small At since the resistance and capacitance rather than inductance are dominant for those cases. The opposite cases with small RC delay, which have smaller resistance or capacitance, suffered larger inductance impact. It is also shown in Fig. 4 that driver design policy strongly affects the magnitude of inductance effect. This implies that the optimum control of driver strength is required t o reduce timing difference between the RC and RLC models.
Signal waveforms for the two extreme CRC cases with small and large At a t near and far end of the wire are shown in Fig. 5 . The driver design (policy 1) and the wire length (1 mm) are the same for the two cases. For the case with signal width Ws=xl, signal pitch Ps=xl, ground pitch Pg=x2, the delay difference At is 0.7 ps and percent delay difference err =2.5 %. Inductance has almost no impact since the resistance and capacitance are both large in this case. Whereas for the case with Ws=x20, Ps=x20, and Pg=x16, simulation resulted in At= 5.2 ps and err=47 %. Smaller wire load compared with the driver strength enhances inductance effect significantly, creating noticeable overshoot of the waveform at the end of the wire. 4) is shown in Fig. 6 for all cases in this analysis. We understand Eq. (4) works well as a screening function. We can also figure out the optimal boundary of the inductance impact of 20 % from this graph. The threshold t o screen inductance effect should be 2Z/Rw = 2 in this example.
In [9] , effect of the driver strength is included in the screening rule as:
Here m is a constant to control test strictness. The scatter diagram for At with $ = (4w,L)/(R, + Rd) is illustrated in Fig. 7 ( m = 4) . We clearly see that including the driver strength into screening rule is important for accurate evaluation of inductance impact. This point will be analyzed again using RSF in the next section.
Through the comprehensive delay difference analysis described above, it becomes possible to evaluate the optimal screening equations or t o determine constants to control the threshold value of test strictness.
V. ACCURATE DIFFERENCE PREDICTION USING R S F Eq. (5) predicts trend of the delay difference well so that it looks t o serve as a function to predict the timing difference of using the RC model instead of the RLC model. However, using Eq. (5) does not give a good estimate since Figs. 6 and 7 are currently multi-value functions even for the samevalue of variable 2Z/R,, and (4w,L)/(R,+Rd). 
using data collected in the procedures described in previous sections. Here xi are predictor variables and E is prediction error. We also propose two polynomial functions based on electrical and physical parameters as variables. Each function has practical use in different design phases.
A. Electrical parameter based approach and 0.9983 was achieved for both driver design policies 1 and 2 using parameter combination for CRC. coefficient adjusted for the degree of freedom. We can say that the proposed e-RSF can accurately predict and correct the delay difference using the RC wire model compared with using only J/I as the predictor variable for Eq. (7) that resulted in R2 = 0.8262. The coefficients , O and t-values for a further simplified but still accurate (R2 = 0.9976) RSF containing 11 terms are summarized in Table V . We see that I I , squared, $, and the ratio of inductive and resistive impedance of the wire L,/R, have large contributions t o the delay difference. Using e-RSF, we are not just able to point out the inductance dominant nets but can also predict the exact (6) is used for constructing the p-RSF then backward elimination using t-test is executed to make the equation as simple as possible. The accuracy of the resulting p-RSF is presented in Fig.9 for CRC and Fig.10 subdividing the range of the predictor variable increased the accuracy. Even when the single RSF is constructed for both driver design policy, the RSF can still predict delay difference with R2 = 0.9606 for CRC.
Although the wire structure shown in this paper is relatively limited, the concept can be applied to various process generation and technologies. Applying this idea for more general wires is reserved for future work. p-RSF can be conveniently used in the optimization of the grid placement or the definition of the design rule t o cont.rol inductance effect. Also, the prediction equation enables on-the-fly determination of the inductance impact in interactive or automatic routing.
C. Example analysis and rule formulation using RSF Using RSF, we gain insights for wiring design. In typical SoC design, wide wires are seldom used except for clock signals. Fig. 11 shows the relative delay difference when signal width W, is limited t o xl, x5, x10, and x20 for case CRC. Lines are from e-RSF, and symbols are data derived from SPICE simulations for reference. We can see that when the design rule limits signal wire widt,h to less than x5, err is well controlled under 14%. When limiting wire width, different driver designs make only a small difference on delay. However, if wire width wider than x5 of the minimum is allowed, the difference sta.rts t o increase depending on the driver design. The delay difference due to inductance can be reduced t o less than 20 % even for the inductance dominant wires when driver design policy 2 is used. To keep inductance impact on delay small, controlling signal slew by choosing optimal driver size is important in addition to using the appropriate wire width.
VI. CONCLUSION
The methodology presented in this paper realizes quantitative understanding of the inductance impact on the delay difference between RC and RLC models. Although the wire structures presented in this paper are relatively limited, the concept can be applied to various process generation and technologies. Creating a comprehensive set of delay differences and the creation of a difference estimation RSF makes it possible to 1) build design guidelines t o control inductance effects, 2) build screening functions using response surface method, and 3) estimate and correct possible error due to using the RC model instead of the RLC model, all optimized for the respective design process technologies or design styles.
To illustrate the use of proposed methodology, the impact of inductance is calculated for global interconnect of a 100 nm technology node with regular grid. Using the above calculated distribution of the RC and RLC delay difference, RSF of electrical and physical parameters as variables are constructed. Both RSF predicts delay difference accurately. Also through the example analysis, the following design considerations were derived for future SoC designs: 1) Relative delay is significantly reduced by limiting signal wire width to 5x of the minimum; and 2) controlling driver strength and wire width is the key to prevent inductance effects in the assumed process technology. Synthesizing an accurate screening rule of the inductance impact through exact timing difference distribution using the proposed methodology is found to be important for accurately estimating the need of taking into account inductance for a particular design.
